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Differential signalinga b s t r a c t
We study the concept of a basic building block for circuits using differential signaling and being based on
graphene field effect devices. We fabricated a number of top-gated graphene FETs using commercially
available graphene and employing electron beam lithography along with other semiconductor manufac-
turing processes. These devices were then systematically measured in an automated setup and their DC
characteristics analyzed in terms of a simple but effective analytical model. This model together with the
collected data allowed us to proceed further with both mathematical analysis of circuit characteristics as
well as numerical simulation in a dedicated circuit analysis software.
 2015 Elsevier B.V. All rights reserved.1. Introduction
After decades of miniaturization and performance tuning, sili-
con electronics is approaching its technological limits [1]. In the
search for alternative transistor channel materials, graphene has
been given much attention since its discovery in 2004 [2], mainly
because it offers compelling values of carrier mobility and a conse-
quent potential for high frequency operation, possibly reaching
into the THz range [3]. Certain drawbacks however, such as the
weak or absent current saturation or the high ‘‘off’’ current, limit
the use of graphene for traditional CMOS-like circuitry [4].
Elementary circuits based on graphene devices, such as an audio
voltage amplifier [5] or a logic inverter [6] have already been pub-
lished. They rely, however, on CMOS-like principles to operate,
whereas in this work we investigate the possibility of employing
graphene devices for an alternative approach based on differential
signaling, where saturation and off-current are not expected to
preponderate.2. Device fabrication
We used samples of commercially available, CVD-grown single
layer graphene, transferred onto a silicon substrate covered by
285 nm of SiO2 (Fig. 1). Channel regions were defined by removing
graphene in the surrounding areas by an ion-beam etch. Cr/Ausource and drain (S/D) contacts were evaporated and patterned
by electron beam lithography (EBL) and lift-off, followed by atomic
layer deposition (ALD) of a 15 nm thick Al2O3 gate dielectric.
Finally, the gate electrode is patterned and deposited similarly to
the S/D electrodes. The gate dielectric, which also covers the S/D
metal prevents a short circuit with the gate electrode and allows
for tight alignment, reducing the length of un-gated channel
regions to a minimum. An example of fabricated graphene FET
(GFET) is shown in Fig. 2.3. Characterization and data analysis
Electrical measurements were taken to assess the transistor’s
DC characteristic. An automated setup was used to apply identical
measurement conditions to a large quantity of devices. The result-
ing drain current vs gate voltage ID(VG) and drain current vs drain
voltage ID(VD) curves were analyzed in terms of several key
parameters, using the following expressions for fitting:
Gds ¼
ffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffi
g02mðVG  V0Þ þ g20
q
; ð1Þ
where Gds is the transistor’s overall conductance between source
and drain, g0m is the transconductance per unit of drain-source bias
(g0m ¼ gm=Vds), V0 is the Dirac voltage, and g0 is the conductance
minimum at the Dirac point (GdsðVG ¼ V0Þ ¼ g0). For simplicity g0m
and g0 will be referred to as reduced transconductance and base














Fig. 1. Fabrication process flow. (a) Substrate Si, 512 lm + SiO2, 285 nm + graphene
(b) alignment marks, Cr/Au (c) graphene etch (d) S/D contacts, Cr/Au (e) gate
dielectric, Al2O3; (f) gate metal. Fig. 3. Typical ID(VD) curve. The fit is obtained from multiple ID(VG) measurements
on the same device with varying VD. Inset: extrapolation of complete current–
voltage characteristic.
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These are responsible for the concave bending and eventual sat-
uration of the IDðVDÞ curve far away from the Dirac point. No other
current saturation effects, such as carrier velocity saturation due to
scattering mechanisms (MOSFET-like pinch off does not exist in
gapless single layer Graphene [7]), are taken into account here.
This simple model, albeit empirical rather than based on phy-
sics principles, provides excellent fitting results and allows extract-
ing parameters that reflect the device’s extrinsic performance
relevant for circuit simulation. Similar models, also containing
square-root based expressions but tailored to extract physical
rather than circuit-relevant parameters were used in the past,
e.g. by Meric [8,9] and Scott [10]. It may also be more suitable
for hand calculations in the analysis of elementary circuits than
complex physical models. Combining a series of IDðVGÞ curves,
measured at different drain bias values, and performing a surface
fit allows capturing the complete DC characteristic of a device.
Surface fits obtained in this manner exhibit a slightly larger resid-
ual error compared to individual curve fit but are still acceptable
for our purpose (Fig. 3).
4. Differential circuit modeling
The working principle of the differential pair circuit relies on a
constant current source in the stem and two switching devicesFig. 2. SEM image of a single graphene FET, with L = 1.6 lm and W = 1.6 lm (to
protect the graphene from electron irradiation device was imaged after electrical
characterization – hence the contamination). Inset: microscope image of an array of
devices, one of 12 per die.directing the current in either one or the other of two ‘‘branches’’
(Fig. 4). The sum of the currents of both branches is therefore con-
stant. The switching effect can be described by an imbalance factor
a:
a ¼ I1  I2
IS
ð3Þ
where IS ¼ I1 þ I2 is the stem current supplied by the constant cur-




ð1 aÞ  IS ð4Þ
The output voltage is the difference of the drain nodes in either
branch of the circuit:
VD1;2 ¼ VDD  RLI1;2 ð5Þ
Vout ¼ VD1  VD2 ¼ RLðI2  I1Þ ¼ aRLIS ð6Þ
If we model the graphene devices as conductances G1 and G2
(which are each a function of the devices’ bias conditions, i.e. VG)
then the total resistance of each branch can be expressed as
Rbr;i ¼ RL þ 1=Gi: ð7ÞFig. 4. Circuit schematic (inset) and simplified working principle of the graphene
differential pair. Upper axis: left (red) and right (blue) transistor output (drain)
voltage, VD . Lower axis: transfer curve, Vout , determined by subtraction of blue
curve from red curve. (For interpretation of the references to color in this figure






Fig. 5. Slope S0 of the transfer curve at Vin ¼ 0 for different values of gm , as a
function of (a) Vcom and (b) RL and (c) S as a function of IS . Variables are normalized
according to Table 1.
Fig. 6. Scatter plot of the reduced transconductance g0m vs the base conductance g0
of a multitude of devices with varying dimensions.
Table 1
Typical values and normalization of main parameters. All parameters of a particular
unit share the same normalization factor.
Parameter Unit Typical value Normalization factor Normalized value
g0m S/V 800 lS/V 400 lS/V 2
g0 S 400 lS 400 lA 1
V V 1 V 1 V 1
Is A 400 lA 400 lA 1
RL X 2.5 kX 1/400 lS 1
S0 1/A 2.5 lA1 1/400 lA 1
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which can be rearranged and solved to find the imbalance factor, as
follows
a ¼ G1  G2
G1 þ 2G1G2RL þ G2
: ð9Þ
This result is independent of the bias conditions VDD and IS and
reflects the circuit’s intrinsic performance. For G1 and G2 we can
substitute a modified version of Eq. (1) in which we replace
VG ¼ Vcom  Vin respectively, where Vcom is the common offset volt-
age around which the input voltage Vin is varied. Note that, as a
simplification, the (common) source voltage, VS, is not taken into
account. Whereas the relevant parameter for the channel conduc-
tance modulation is VGS ¼ VG  VS rather than simply VG we
assume here a source voltage of 0 V in order to maintain the ana-
lytic expressions at a manageable complexity. In practice, for
numerical computations, we select a value of Vcom to which we
add the term VDD  ISðRL þ 1=g0Þ thus compensating for a nonzero,
constant VS. The circuit’s transfer function is thus
Vout ¼ HðVinÞ ¼ aðVinÞRLIS: ð10Þ
The transfer curve is schematically illustrated in Fig. 4. Its appear-
ance is dominated by the subtraction of the output characteristic
of one device with the other’s, resulting in a useful, linear region
between a negative and a positive peak value. These peaks corre-
spond to the Dirac point of each device respectively, their position
on the input voltage’s axis is related to Vcom þ V0 as illustrated in
the figure. The principal figures of merit of this differential pair
are the input swing, characterized by the relative distance between
the Dirac peaks in the transfer curve, as well as the slope and linear-






Note that S0 is the slope per unit of bias current, IS, bearing the unit
1/A; we define the actual slope as S ¼ IS  S0. The result is rather














Parameters that can be independently tuned to optimize the
circuits’ performance include the common mode of the input signal
Vcom and the pull up resistances RL. Fig. 5 displays the slope versus
each of these parameters. In order to maximize the slope, there is
an optimum value for Vcom beyond which not only the slope but
also the linearity decrease. This optimum value can be very close
to the symmetry point (Vin ¼ 0) and approaches it further as
transconductance improves. In terms of the load resistance, the
slope monotonically increases with the value of RL, but the benefit
of increasing RL further diminishes gradually as the slope
approaches its asymptotic value.
Theoretically, both RL and IS could be multiplied at will in order
to boost the circuit’s amplification. However, the value of VDD
required to keep the current source from saturating may quickly
reach prohibitive levels. Instead it will be advisable to carefully
tune the balance between RL and IS such as to obtain an effective
drive current while limiting the voltage drop across the load
resistors.For realistic numerical modeling, it is crucial to assess the
relationship between the model’s two main parameters, g0mand
g0. Measurement data presented in Fig. 6 reveals a linear trend
where g0m  vg0, with the proportionality constant v ¼ 2: This
trend is interesting since it is desirable to have both a high value
of g0m and a low value of base conductance, g0. It appears, however,
that it is not possible to improve one of the parameters indepen-
dently of the other. The values in Table 1 are chosen accordingly.
a b
Fig. 7. Differential input–output voltage transfer curves obtained from Verilog-A/Cadence Spectre simulations for different values of IS , ranging from 20 lA to 80 lA in steps
of 20 lA; the insets on the top left show the slope (voltage gain) at Vin ¼ 0 for each value of IS . The insets on the bottom right show the value of Vcom which were used for the
respective bias current level. The device parameters were (a) gm ¼ 100 lS=V, g0 ¼ 50 lS, (b) gm ¼ 400 lS=V, g0 ¼ 40 lS. In both cases VDD ¼ 5 V, V0 = 0, RL ¼ 3  ð1=g0Þ and the
contact resistance at source and drain were RC ¼ 1 kX.
152 C. Nyffeler et al. / Microelectronic Engineering 145 (2015) 149–1525. Circuit simulation
With the same model and the coefficients obtained from a surface
fit of a series of ID(VG) as well as ID(VD) curves, we programmed a
compact model in Verilog-AMS for use with a circuit simulator, in
this case CADENCE/Spectre. This approach allows for more flexibility
as well as complexity in the circuit design compared to the analytical
derivations. In particular it allows taking the contact resistances into
account that tend to be on the order of the base conductance.
The results depicted in Fig. 7a shows a fairly linear transfer
curve in the input voltage range roughly between 1 V and +1 V,
depending on the bias current. The tradeoff is between input swing
and voltage gain (steepness of the transfer curve), which reaches a
slightly amplifying value of 1.4. Here we adjusted IS and RL for a
supply voltage level of 5 V.
In order to achieve higher values of the amplification factor, we
analyzed characteristics of graphene FETs previously reported. We
found that devices with very low values of g0 can significantly
boost our differential circuit’s performance (Fig. 7b). We extracted
the characteristics from I(V) curves of bilayer graphene devices
presented in reference [11], where the values of gm and g0 were
found to be on the order of 400 lS=V and 40 lS respectively (at
Vbg ¼ 80 V). The low base conductance is due the band gap open-
ing in bilayer graphene when applying an electric field via a back
gate bias Vbg . However, as mentioned above, the price to pay for
the higher voltage gain is a drastically reduced input swing.6. Conclusions
We obtained a useful circuit model based on measured
current–voltage characteristics of actual graphene devices. Thisallowed us to estimate the behavior of a circuit comprised of two
GFETs and other circuit elements. Such circuit elements could be
used as building blocks in future RF and differential logic electron-
ics applications.
Acknowledgements
We thankfully acknowledge the help of Derrick Chi (Caltech) for
EBL and Nick Strandwitz (also Caltech) for ALD. Fabrication was
carried out at the Kavli Nanoscience Institute, Caltech.
Measurements were performed in the CARPLAT facility at EPFL
with kind support of Wladek Grabinsky. This work was financed
by SNSF Electron Fluidics: Graphene Y-Branch Differential Logic
Project, Grant Number 135046.
References
[1] ITRS 2013, Process integration, devices, and structures summary.
[2] K.S. Novoselov et al., Science 306 (2004) 666–669, http://dx.doi.org/
10.1126/science.1102896.
[3] L. Liao et al., Nano Lett. 10 (2010) 3952–3956, http://dx.doi.org/10.1021/
nl101724k.
[4] F. Schwierz, Nat. Nanotechnol. 5 (7) (2010). 487–96.
[5] E. Guerriero et al., Small 8 (3) (2012) 357–361, http://dx.doi.org/10.1002/
smll.201102141.
[6] S.-L. Li et al., Nano Lett. 10 (7) (2010), http://dx.doi.org/10.1021/nl100031x.
2357–62.
[7] M.I. Katsnelson, Nat. Phys. 2 (2006) 620–625, http://dx.doi.org/10.1038/
nphys384.
[8] I. Meric et al., Nat. Nanotechnol. 3 (11) (2008) 654–659, http://dx.doi.org/
10.1038/nnano.2008.268.
[9] I. Meric et al., IEDM (2010).
[10] B.W. Scott et al., IEEE Trans. Nanotechnol. 10 (5) (2011) 1113–1119, http://
dx.doi.org/10.1109/TNANO.2011.2112375.
[11] F. Xia et al., Nano Lett. 10 (2) (2010) 715–718, http://dx.doi.org/10.1021/
nl9039636.
